




160,98

155,99

141,11

100,00

UltraZohm_DigitalVoltage
Revision: 3v00
Designer: T. Wendt
03/2021

Serial #
Serial #

FPGA and CPLD
must be configured
accordingly!

Input
Output

ENABLE
PS_GPIO1
HARD

SW1
24-30
17-24
9-16
1-8

X2

X3